

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:


0 477 809 A2

(12)

EUROPEAN PATENT APPLICATION(21) Application number: **91116107.3**(51) Int. Cl.⁵: **G11C 7/00**(22) Date of filing: **21.09.91**(30) Priority: **28.09.90 US 590243**(72) Inventor: **Proebsting, Robert J.**(43) Date of publication of application:
01.04.92 Bulletin 92/14**1445 Villa Drive****Los Altos, California 94022(US)**(84) Designated Contracting States:
DE FR GB IT(74) Representative: **Sparing Röhl Henseler****Patentanwälte European Patent Attorneys****Rethelstrasse 123****W-4000 Düsseldorf 1(DE)**(71) Applicant: **Intergraph Corporation**
One Madison Industrial Park
Huntsville, Alabama 35807-4201(US)(54) **High speed redundant rows and columns for semiconductor memories.**

(57) A semiconductor memory having a redundant column is described in which access time is not reduced when the redundant column is employed to replace a defective column. The memory includes a number of columns of memory cells, each column having a corresponding input/output node. A set of input/output lines, the set typically being one smaller than the number of columns, is connected to a corresponding set of switches. The switches connect each input/output line to one, and only one input/output node chosen in response to a control

signal supplied to the switch. By having positioned all of the switches on the left side of the defective column to connect to columns to the left of their respective input/output connections, and by positioning all of the switches on the right side of the defective column to connect to the columns on the right side of their respective input/output connections, the defective column is removed from operation without increase in propagation delays. In this manner, the access speed of the memory remains constant regardless of which column is defective.

**FIG. 1****EP 0 477 809 A2**

This invention relates to semiconductor memories, and in particular to semiconductor memories having redundant columns which are as fast as the other columns in the semiconductor memory.

Numerous types of semiconductor read/write memories such as SRAMs, DRAMs, PROMs, EPROMs, EEPROMs, etc., are well known and commercially available. Such memories are typically arranged as rows and columns of memory cells, each cell within which is capable of storing a single bit of information—a zero or a one.

With advances in integrated circuit fabrication technology, the number of memory cells which may be placed on a single chip is increasing rapidly. These advances result from two factors—the capability of integrated circuit manufacturers to manufacture reliably larger chips, and the shrinking size of memory cells enabling more cells to be placed in a given area.

To further enhance the yield of integrated circuit chips containing memory cells, redundant rows and columns of memory cells have been developed, and are now well known. (To simplify the following explanation, the term "columns" is used rather than "rows or columns." It will be appreciated that either or both rows or columns may be employed, even though only columns are mentioned.) In a typical memory having redundant columns, extra columns are included on the chip with the regular columns; however, the spare columns are fusibly or otherwise selectively connectible in place of defective columns. In typical prior art systems, fuses are used to disconnect a defective column and other fuses to electrically replace the defective column with the spare column, program the address decoder of the redundant column, and perform any other necessary changes.

Although such prior art systems function satisfactorily in the sense that it is transparent to the system in which the memory is employed whether the information accessed is stored in a regular column or in a spare column, the use of spare columns carries with it several disadvantages. The primary disadvantage of spare columns is access speed.

The spare columns typically are slower than regular columns because of signal propagation delays. Because the spare columns are located to one side or the other of the memory array, all of the regular columns in the memory array will have a relatively short path length connection to an output node, while the spare columns will have a longer path to get the output data from the physical location of the redundant column output to its required destination at the output of the defective column. The longer path delays signal transmission between the spare columns and the exterior of the chip as compared to the regular columns. Because

the access time of a memory must take into account the time required to obtain data from the slowest column, these delays result in slower access time for circuits in which the spare columns are employed, as compared to circuits in which they are not. The premium placed on high speed operation of memories makes this a substantial disadvantage.

This invention as defined by claim 1 provides a memory system in which redundant columns may be employed without diminishing the speed of operation of the overall integrated circuit in which they are employed. The spare columns employed according to a preferred embodiment of this invention do not have increased propagation delay, and therefore access time, as compared to the regular columns. The avoidance of extra propagation delay for the spare columns is made possible by a unique switching system in which every column input/output node is selectably connectible by a short path length connection to more than one input/output line in the array. By not connecting a defective column to any input/output line, memories only use good columns and will operate at the same speed whether or not any defective, but unused, columns exist.

In a preferred embodiment a semiconductor memory having redundant columns fabricated according to this invention includes a first plurality of columns of memory cells, each column having at least one corresponding input/output node; and a second plurality of input/output lines, the second plurality being less than the first plurality, each input/output line having a corresponding connection node. A third plurality of switches has each switch connected to a corresponding connection node of the second plurality of input/output lines. Each switch is selectively connectible to one of at least two of the input/output nodes of adjoining columns of memory cells.

Figure 1 is a block diagram illustrating the operating principle of the invention.

Figure 2 is a circuit schematic illustrating a detailed embodiment of the invention.

Figure 1 is a block diagram which illustrates the operating principle of the invention. Shown in Figure 1 are columns of memory cells arbitrarily designated a, b, c, d, Each column of memory cells is intended to represent a series of cells connected along a single column. Typically, the column length will be a number of cells which is a power of two, for example, 256. Each of the cells is connected in a well known manner, so that when suitable addressing information is supplied on a row connected to the particular cell, the data supplied through the column can be written onto the memory cell or the contents of the cell can be detected and read out through the column connec-

nected only to column connection C. In a corresponding manner, all of the switches (not shown) to the left of switch 13 will be switched to the left (as shown in Figure 1).

A resistor 62 is connected between the right side of line 20 and ground. Its purpose is to bring all nodes 20, 20', 20'', etc., to the right of any single blown fuse element to ground rather than to Vcc. All of the switches to the right of fuse 22 are thrown to the right by virtue of the blowing of fuse 22. Fuse 22 will be blown at the time the memory circuit is tested, and may be blown using any well known technique. In a preferred embodiment, a laser is employed. Opening fuse 22 allows resistor 62 to bring those portions of line 20 to the right of the blown fuse element 22 to ground. The low level on line 20'' is directly connected to line 57, thereby turning off NMOS transistor 51 and turning on PMOS transistor 54. Inverter 60 supplies a high potential to line 58, thereby turning off PMOS transistor 52 and turning on NMOS transistor 53. The on condition of both transistors 53 and 54 connects input/output line 4 to column connection E. Correspondingly, the off condition of transistors 51 and 52 disconnects column connection D from input/output line 4. Because each of transistors 33, 34, 51 and 52 is off, node D is isolated, and defective memory cell column D is disconnected from all input/output lines.

At the bottom of Figure 2, an additional pair of switches 13' and 14' are depicted. These switches are added for semiconductor read/write memories employing complementary input/output lines, for example, most SRAMs and DRAMs. Each of the complementary input/output line switches 13' and 14' is identical, with respect to its internal circuitry, to the corresponding switches 13 and 14. Each complementary bit line switch 13', 14' is also connected to line 20. In the manner depicted, however, instead of being connected to the true column connections C, D, and E, the complementary bit line switches are connected to nodes \bar{C} , \bar{D} and \bar{E} . The complementary switches provide complementary input/output nodes $\bar{3}$ and $\bar{4}$ in the same manner as the true input/output line switches provide input/output nodes 3 and 4.

Although a preferred embodiment of the invention has been described above with respect to specific circuitry, it should be understood that the invention is not so limited. Other circuits may be readily employed to carry out the invention using different switching arrangements. For example, bipolar switches may be employed. In addition, while fuses have been described as a preferred embodiment for turning off and on the various switches, it should be appreciated that any technique may be employed for connecting and disconnecting the line as necessary, for example, PROM or EPROM

cells.

Claims

1. A semiconductor memory comprising:
 - a first plurality of columns of memory cells, each column having a corresponding input/output node means coupled to the column;
 - a second plurality of input/output line means, the second plurality being less than the first plurality, each input/output line means having corresponding connection node means; and
 - a third plurality of switch means, the third plurality being of the same number as the second plurality, each switch means being connected to a corresponding connection node means of the second plurality of input/output line means, and being selectively connectible to one of at least two of the input/output node means of adjoining columns of memory cells.
2. A memory as in claim 1 wherein:
 - each input/output node means comprises one node;
 - each input/output line means comprises one input/output line;
 - each connection node means comprises one connection node; and
 - each switch means comprises one multiple position switch.
3. A memory as in claim 2 wherein each switch is selectively connectible to one of two of the input/output nodes.
4. A memory as in claim 1 wherein each switch comprises:
 - a first pair of complementary field effect transistors connected together to connect or disconnect a selected input/output line from the input/output node of a first adjoining column of memory cells; and
 - a second pair of complementary field effect transistors connected together to connect or disconnect the selected input/output line from the input/output node of a second adjoining column of memory cells.
5. A memory as in claim 4 wherein:
 - the first pair of complementary field effect transistors includes a first PMOS transistor and a first NMOS transistor;
 - the second pair of complementary field effect transistors includes a second PMOS transistor and a second NMOS transistor;
 - a control electrode of the first PMOS and a

control electrode of the second NMOS transistor are connected together at a first node;

a control electrode of the second PMOS and a control electrode of the first NMOS transistor are connected together at a second node; 5

connecting means for connecting the first node to a first potential source; and

inverting means for achieving an opposite state, the inverting means connected between 10 the first node and the second node to maintain them in opposite states.

6. A memory as in claim 5 further comprising fusing means connected between the first node and the first potential source for setting the state of the first node. 15

7. A memory as in claim 1 wherein: each of the third plurality of switch means 20 is connected to a conducting line at a corresponding node;

a fuse is disposed between each corresponding node; and

wherein when a single fuse is blown all 25 switches on one side of the blown fuse connect to a first portion of the input/output nodes, and all switches on the other side of the blown fuse connect to a second portion of the input/output nodes to thereby eliminate any 30 connection to a defective column located between the first and second portions.

8. A memory as in claim 1 wherein: each of the columns of memory cells includes a pair of lines; 35

each of the input/output node means comprises a pair of input/output nodes, one coupled to each of the pair of lines;

each of the input/output line means comprises a pair of input/output lines; 40

each connection node means comprises a pair of connection nodes, one coupled to each of the pair of input/output lines; and

each switch means comprises a pair of 45 switches, one coupled to each of the connection nodes.

9. A memory as in claim 8 wherein: each of the pairs of switches is connected 50 to a conducting line at a corresponding node; a fuse is disposed between each corresponding node; and

wherein when a single fuse is blown all 55 switches on one side of the blown fuse connect to a first portion of the input/output nodes, and all switches on the other side of the blown fuse connect to a second portion of the

input/output nodes to thereby eliminate any connection to a defective column located between the first and second portions.




FIG. 1.




FIG. 2.